

# Deploying IC Manage's Highly Integrated IP Catalog at NXP Semiconductors

CadenceLIVE Europe October 2023





# What is an IP Catalog?

An organized repository of IP design data that can be used to manage and track usage of IP across multiple SoC projects

IP Should include


- Soft, hard, verification IP

- Memory Compilers

- Foundry IP

- 3<sup>rd</sup> Party IP

- Firmware/drivers





# NXP Background

Long history of delivering diverse products to multiple markets

NXP, Freescale, Philips, Motorola

Access to many diverse silicon technologies

Numerous IT and design system integrations

Internal systems for capturing and managing IP design data

Product Lifecycle Management (PLM)

Tape out management



# NXP Problem Statement

PLM, data management and tapeout management systems enable design flows from IP capture to production

Tens of thousands of parts in PLM, not all reusable

A formalized method to identify and flush out metadata for reusable IP was desired

Faster access to key reusable IP data for IP decision makers was desired



# NXP Desired Outcome

Streamline steps for IP producers to publish analog and digital IP available for reuse across all product teams

To enable IP consumers with a robust search capability so that finding IP was as easy as using any modern online electronic component web site



# Key Challenges

Moving from legacy PLM applications and flows to a modern Web application focused on IP decision makers

Implementing customized search functions with detailed filtering by IP classification, technology node and design parameters

Importing and frequent updates of IP Catalog data from existing NXP data repositories

Provide engineers with the ability to find IP components and assess their compatibility to reuse in new projects



# Key Challenges (cont'd)

New Web UI to capture key IP properties (metadata) to enable a consistent and reliable search platform

Agreement on uniform requirements for IP publishing to streamline IP publishing for search and reuse

Intuitive workflow to progress the IP through multiple stages - from initial capture to published for reuse and tracing effectiveness of reuse

Development of a common data model for a diverse set of teams

Integration with existing platforms in a low-cost, reliable way

# Achieving Consensus

Clear goals on what we wanted to achieve with the IP Catalog  
Workshop with IP providers and decision makers  
Robust initial spec and use cases  
Multiple rounds of acceptance testing  
High focus on application performance and UX  
Commitment to data load automation



# Getting from Spec to Production

Fast IC Manage updates to development and test environments

NXP ability to update IP Catalog schema directly

Early access to application prototype & rapid iteration on use cases & implementation

2 phases of User Acceptance testing



# Unique Capabilities from IC Manage

Graph database improves development productivity AND application performance

User maintainable IP Metadata Schema

- Schema upload via JSON file

- Schema verification before commit

- No Code UI updates

# Unique Capabilities from IC Manage


Robust automation framework & Web API for integrating updates from external systems

Strong semiconductor domain and data management development and support experience





# IP Catalog Architecture



# IP Classification Navigation

 IP Catalog Not Published Teams	
Name	
▼ catalog	
▼ Analog	
▼ Amplifier	
> Analog Mux	
> Audio	
> Buffer Amplifier	
> Comparator	
> Low Noise	
> Opamp	
> PGA	
> Transimpedance	
▼ Data Converter	
> ADC	
> DAC	
> Other	
> TDC	
▼ Library	
> Standard Function	
▼ Power Management	
> BodyBias	
> Charge Pump	
> DCDC	
> LDO	
> Linear	
> PMC	
> POR	
> Power Switch	
> Supply Monitor	
▼ Power Stage	
> Gate drivers	
▼ Qualification and Test	





# Datasheet Rendering from JSON Schema

▼ Summary *			
<u>Functional Classification</u> /catalog/Analog/TimingDevice/PLL	<u>IP Primary Function</u> Clocking block designed to meet customer X requirements.	<u>Owning Team</u> Analog IP	<u>Keywords</u> • Pre-Publish Test
<u>Reuse Maturity Summary</u> Intended for Wide Reuse	<u>Reuse Summary Statement</u> Meant for reuse	<u>Support Level</u> Questions Only	<u>Feature List</u> • High speed clock • Low voltage
<u>Dependencies</u> • digital timer	<u>Parameterization / Configurability</u> fully configurable	<u>IP Cluster / IP Complex Info</u> pll cluster	<u>Silicon Maturity Summary</u> Mature
<u>Available Standard Views</u> • Cadence Virtuoso OpenAccess GDSII Power Analysis	<u>Available Tool-Specific Views</u> • ams	<u>Contacts</u> • (scott)	
▼ Tools and Standards Compatibility *			
<u>Implementation Tool Flow</u> • ams	<u>SoC Assembly</u> • Hard Macro	<u>NXP Design Environment</u> • test	<u>Industry</u> • IBIS
<u>Emulation</u> • High speed	<u>Verification/Simulation Testbench</u> • Stingray	<u>External Interconnect Interfaces</u> • CAN	<u>SOC Interconnect Bus Interfaces</u> • DCR
<u>AEC-Q100 Grade</u> 0 (-40C to 150C)	<u>Automotive</u> ASIL-B	<u>Security Certifications</u> EL100	





# Search Page Rendering from JSON Schema

Search Catalog

catalog / Analog / Amplifier / Buffer Amplifier ...

Technology

nm

nm

nm

nm

nm

nm

nm

nm

nm

nm

nm

nm

nm

nm

Any

Ip Name

Primary Function

Functional Classification

Keywords

ReuseMaturitySummary

Owning Team

Apply

Clear All Filters

Total rows: 2 of 2

Batch Size 10

Search Results


Set Columns

Export to CSV

Path	IP	Name	Created By	Created	modified
/catalog/Analog/Amplifier/BufferAmplifier/A_IP_BUF_CLN		A_IP_BUF_CLN	integration	2023-03-09T00:40:31.937Z	2023-03-17T20:57:53.435Z
/catalog/Analog/Amplifier/BufferAmplifier/A_IP_BUF_CLN_M		A_IP_BUF_CLN_M	integration	2023-03-09T00:40:33.329Z	2023-03-17T20:59:45.619Z



# IP Lifecycle State Diagram





# Datasheet – Connections to External Data

▼ Documentation *			
<u>IP Brief</u>	<u>IP Brief Link</u>	<u>Data Sheet</u>	<u>Data Sheet Link</u>
Yes	<a href="http://test.com/ipbrief">http://test.com/ipbrief</a>	Yes	<a href="http://test.com/ipdatasheet">http://test.com/ipdatasheet</a>
<u>User Manual / Integration Guide</u>	<u>User Manual / Integration Guide Link</u>	<u>Requirements Specification</u>	<u>Requirements Specification Link</u>
Yes	<a href="http://test.com/ipintegration">http://test.com/ipintegration</a>	Yes	<a href="http://test.com/ipspec">http://test.com/ipspec</a>
<u>Architecture Documentation</u>	<u>Architecture Documentation Link</u>	<u>Verification Specification</u>	<u>Verification Specification Link</u>
Yes	<a href="http://test.com/iparch">http://test.com/iparch</a>	Yes	<a href="http://test.com/ipverifspec">http://test.com/ipverifspec</a>
<u>Reference Manual / Block Guide</u>	<u>Reference Manual / Block Guide Link</u>	<u>Application Notes</u>	<u>Application Notes Link</u>
Yes	<a href="http://test.com/ipblockguide">http://test.com/ipblockguide</a>	Yes	<a href="http://test.com/ipappnotes">http://test.com/ipappnotes</a>
<u>Errata Documentation</u>	<u>Errata Documentation Link</u>	<u>Release Notes</u>	<u>Release Notes Link</u>
Yes	<a href="http://test.com/iperrata">http://test.com/iperrata</a>	Yes	<a href="http://test.com/ipreleasenote">http://test.com/ipreleasenote</a>
<u>Release Checklist</u>	<u>Release Checklist Link</u>	<u>IP Design FMEA</u>	<u>IP Design FMEA Link</u>
Yes	<a href="http://test.com/ipchecklist">http://test.com/ipchecklist</a>	Yes	<a href="http://test.com/ipfmea">http://test.com/ipfmea</a>
▼ Verification / Validation *			
<u>View Generation QA Reports</u>	<u>Verification Reports</u>	<u>Validation Reports</u>	<u>QMS Checklist Report</u>
<a href="http://test.com/qareports">http://test.com/qareports</a>	<a href="http://test.com/verifereports">http://test.com/verifereports</a>	<a href="http://test.com/validationreports">http://test.com/validationreports</a>	<a href="http://test.com/qmschecklistreports">http://test.com/qmschecklistreports</a>



# NXP Results from IC Manage IP Catalog

IP Catalog is a rallying point for the diverse IP development and Product teams

IP Catalog is centerpiece of a new company-wide governance process to identify, promote and maintain reusable IP information

Teams discovered interesting IP from other areas of the company during the development and testing period

IP developers and decision-makers appreciate high performance and modern user interface



# NXP Results from IC Manage IP Catalog

Automated linkage to NXP's IP & SOC design configuration management platform ensures consistency in basic IP information and a constant feed of new potential candidates for the IP Catalog

Flexibility provided by the database design enables the governance team to manage data model updates without complex IT releases, and the powerful API enables high levels of automation of data import and maintenance

IP reuse is an inherently difficult topic due to competing demands on IP developers' time, and the IP Catalog is now a key part of NXP's journey to fully leveraging its investment in IP development



# Summary – Effective IP Catalogs Require

Flexible IP data and metadata models

Tight, automated integration to design and verification flows

Consistency to enable IP to be found and reused

Secure, high performance infrastructure to minimize overhead,  
prevent IP theft