Skip to content
Products
PeerCache for Cloud Bursting
Cloud Bursting Videos
PeerCache HPC Scale Out I/O
Global Design Platform (GDP)
IP Reuse
GDP SmartEdge
Global Design Platform (GDP) XL-git & XL
Envision Verification Analytics
Envision Design Progress Analytics
Cases
Case studies
Testimonials
Customers
Company
Company
Leadership
Press releases
In the News
Partners
Careers
Events
Resources
Datasheets
Technical Papers
Online Demos
Customer Support Center
Login
DEMO
Contact
Select Language
简体中文
English
日本語
한국어
Search for:
In the News
Gloria
2018-08-18T19:59:24+00:00
In the News
July 9, 2018
Flexibility A Key For Future Cars
June 25, 2018
Pedestal Research: What to see at DAC 2018
June 24, 2018
DeepChip: EDA in the Cloud #1 Must-See for DAC 2018
June 18, 2018
SemiEngineering: CEO Outlook On Chip Industry – Part 3
June 4, 2018
SemiEngineering: CEO Outlook On Chip Industry – Part 2
May 24, 2018
SemiEngineering: CEO Outlook On Chip Industry – Part 1
May 11, 2018
DeepChip: Shiv on IC Manage PeerCache for cloud bursting without EDA retooling
Mar 29, 2018
DeepChip: Dean Drako says Git is “unstoppable” in design and IP management
Feb 22, 2018
SemiEngineering: Debugging Debug
Jan 29, 2018
EEJournal: More EDA Big Data — IC Manage Rolls Out Labs
Jan 25, 2018
Semiconductor Engineering: Predictions — Methodologies And Tools
Dec 14, 2017
DeepChip: DAC 2017 panel video: IC Manage’s new graph-based nGDP
Dec 13, 2017
EENews: Digging EDA’s big data to speed up chip verification and tape-out
Dec 13, 2017
Tech Design Forums: IC Manage expands big-data work
Dec 13, 2017
EE Times: Is Big Data for IC Design Too Big to Manage?
Dec 1, 2017
Digital Engineering: Machine Learning Gives Us EDA Tools That Can Learn
Nov 17, 2017
DeepChip: IC Manage in top 5 of “Best of 2017” Electronic Design Automation Tools
Sept 7, 2017
DAC 2017 Panel Video: Drako on IC Manage PeerCache EDA tool accelerator
Sept 7, 2017
EDA Cafe: IC Manage: A Roadmap out to Forever
July 6, 2017
Electronic Design: Machine Learning Offers Helping Hand To Edit Chips
June 29, 2017
Semi Engineering: Machine Learning Meets IC Design
May 19, 2017
DeepChip: Shiv on 10x EDA I/O speed-up with IC Manage PeerCache P2P caching
May 5, 2017
IC Manage Envision tapeout predictor was #8 best tool at DAC’16
Dec 16, 2016
IC Manage PeerCache & Cadence Rocketick tie for #3 Best of 2016
May 27, 2016
DeepChip: Shiv on IC Manage PeerCache Peer-to-Peer File Copy & Transfer Accelerator
Nov 05, 2015
Users Rank IC Manage Envision as #1 “Best Tool” at DAC 2015
Aug 06, 2015
EE Journal: Design Management Goes Big Data
Jun 11, 2015
Tech Design Forum: Data mining tools trawl for IC icebergs
Jun 05, 2015
Cooley Picks IC Manage Envision as #1 “Must See Tool” for DAC 2015
May 22, 2015
DeepChip: Drako launches new EDA tool type with Big Data
May 23, 2014
Deepchip: IC Manage CEO Dean Drako on Preparing for Big Data
May 08, 2014
DeepChip: IC Manage CEO Dean Drako on Multi-site design Metrics
Apr 28, 2013
Perforce: Workspace Acceleration and Storage Reduction
Jun 28, 2013
Dean Drako on John Cooley’s DAC 2013 panel
Apr 02, 2013
EETimes: IP reuse requires both design reuse and verification reuse
Mar 07, 2013
DeepChip: Dean Drako on IP Reuse 2.0 — Design AND Verification
Oct 18, 2012
DAC 2012 Attendees report on IC Manage
Oct 11, 2012
Cadence: Hogan Predicts “Custom 2.0” IC Design Retooling
Sep 20, 2012
Users Ranks IP Central #2 “Hot Tool” @ DAC 2012
Sep 10, 2012
GarySmith EDA: IP Reuse & Design Management in the SoC & IC Design
Jul 05, 2012
EE Journal: Are Symbolic Links Evil?
Jun 05, 2012
Tech Design Forum: Avoid IP Getting Lost in Translation
May 20, 2012
Gary Smith EDA Names IC Manage as “What to See @ DAC 2012” Company
May 24, 2012
DeepChip: 30% of EDA Tool Slowdown Due to Network Storage Bottlenecks
May 23, 2012
EDN Asia: IC Manage Unleashes Storage Acceleration Software
May 15, 2012
EETimes Europe: Version aware, virtual file system dramatically speeds data access and reduces storage needs
Oct 19, 2011
IP Central Selected as Top 5 pick by Designer Community
Oct 4, 2011
Chip Estimate: IP Costs Rising – But It May Not Matter
Sep 15, 2011
Video: Cooley Panel on Design Reuse
Jun 27, 2011
Video: IP Reuse and the Global Design Platform
Jun 17, 2011
Gary Smith EDA: IP Reuse & Design Management in the SoC & IC Design Process
Mar 01, 2011
Jim Hogan keynote on SOC, IP, Design Management, Verification, EDA360
Dec 10, 2010
Cadence: Q&A: Shiv Sikand on Design Data Management
Nov 19, 2010
DeepChip: DAC 2010 attendees report on IC Manage
Oct 22, 2010
EE Times: Survey shows SoC design data management is mission critical
Aug 24, 2010
EE Times: As design goes global, tools get more critical
Jun 15, 2010
Chip Design magazine Survey says: Verification and Team Collaboration Driving Design Data Management
May 20, 2009
Deepchip: IC Manage data weirdly agrees with Mentor C-synthesis data
May 04, 2009
IC Manage Releases Global Design Management Survey Results
Apr 29, 2009
EE Times: IC design/verification needs management tools
Sep 18, 2008
DAC 2008 Attendees Report
Apr 24, 2007
EETimes Asia: Data-management platform enables scalable, collaborative IC design
Apr 23, 2007
EE TImes: IC design management goes global
Apr 23, 2007
EDN: IC Manage announces new version of design-management software
May 17, 2005
EETimes: Design management system provider introduces network appliance
Jan 2, 2003
EE Times: Perforce Manages H/W and S/W
Oct 25, 2002
EE Times: Irritation prompts engineer to write open-source tool
